Abstract-This paper presents a design flow for timed asynchronous circuits. It introduces lazy transitions systems as a new computational model to represent the timing information required for synthesis. The notion of laziness explicitly distinguishes between the enabling and the firing of an event in a transition system.
on the contrary, makes no assumptions about the delays of the environment, permitting some of the inputs to switch in response to changes in some of the circuit's outputs, without waiting for their complete stabilization. This model is called input-output (IO) mode. The recently developed design methods and software based on signal transition graphs (STGs) [5] , [11] exemplify this approach and produce speed-independent circuits, whose behavior is invariant to delays in gates but may be sensitive to wire delays.
The synthesis techniques described in this paper are an attempt to combine the expressive power of STGs (that allow a designer to finely tune concurrency, sequencing and choice) with the optimization power of BM FSMs and manual timing-driven design [12] (that allow a designer to avoid waiting for signals that are known to be stable). By doing so, high optimization levels are achieved, while keeping the flexibility of our CAD framework. Of course, this power comes at a price: our synthesis algorithms are radically more complex than their BM counterparts (but only moderately more so than speed-independent synthesis). Exploration of efficient heuristics to cope with large specifications are left to future work.
A. Incorporation of Timing Information
When trying to incorporate timing information in the synthesis of asynchronous circuits, a chicken-egg problem is posed. On one hand, an efficient synthesis requires knowledge of the temporal behavior a priori. However, the actual temporal behavior can only be determined after synthesis, e.g., once the circuit netlist has been defined. This cyclic dependency is typically solved by iterating and converging toward a solution that meets the assumed timing behavior.
The computational model used in this paper is the one of timed transition systems [13] . Besides the causal relation among events, a lower ( ) and upper ( ) bound on the delay of each event is defined. An event can only fire time units after it has been enabled, where . Thus, an explicit distinction between the enabling and the firing of an event is made. Fig. 1 (a) depicts an event structure that determines a partial order in the firing of a set of events. Delay intervals for each event are also defined. Fig. 1 (b) depicts a transition system in which timing information is not considered. Each path represents one possible run of the system. When moving to the model of timed transition systems, each event is associated with a time stamp (the firing time) and each state is associated with a time 0278 -0070/02$17.00 © 2002 IEEE interval. Fig. 1(c) is a graphical representation of the state space of the system, starting from time zero. Each vertical edge represents the reachable time stamps that can be associated with any discrete state. For example, in the reachable state space one may find time stamps for in the interval [4] , [11] . Shadowed faces represent state transitions in time-consistent runs of the system. For example is a time-consistent run, in which each event is associated with the time stamp of its firing time. However, the run is time inconsistent. This can easily be proved by realizing that event is enabled in the state at time 2 and fires in state at time 8, thus being enabled for six time units. However, the delay of event in the specification is within the interval [1] , [3] . The proof that there is no valid run that visits state can also easily be made, since event will always fire before event .
In [14] and [2] , timed circuits were introduced, also exploiting the fact that timing information can be used to reduce the reachable state space. This helps to eliminate undesired states that do not fulfill implementability properties (e.g., state encoding or persistency) and increase the don't care space during logic minimization. However, it requires the definition of absolute timing information on the delays of the components of the system. While this is possible and useful after at least one design iteration has been completed, it is much more difficult to use at the beginning of the synthesis flow for a variety of reasons.
• Asynchronous specifications are often incomplete and require the addition of state signals, for which no absolute timing information is available.
• Even after state encoding, no absolute timing information about noninput signals of the circuit is known before both technology independent (logic synthesis) and technology dependent (technology mapping) optimizations have been performed. This leads to a chicken and egg problem in any method based on absolute timing information: for efficiency synthesis needs delay bounds, but delay bounds are unknown before synthesis is completed. In timed synthesis this is solved by iterating delay guessing and synthesis.
• All modern synthesis flows both for custom and ASIC design include transistor or gate sizing, buffer insertion, and selection of parameters (e.g., threshold voltage Vt) with the goal of meeting timing constraints and optimizing different design aspects (power, area, delay, etc.) A netlist can be sized differently depending on a given set of constraints, and the resulting gate delays may differ by an order of magnitude depending on the sizes of devices and other selected parameters.
• Placement and routing may further change absolute delay information associated with circuit elements.
Moreover, the formal verification problem with absolute timing becomes drastically more complex due to the need to keep absolute time information, e.g., in the form of regions, in addition to untimed system states [15] . Instead of using absolute delay bounds for the purpose of synthesis, we use relative delay information between circuit events, following the established engineering practice of many high-speed circuit design groups (see e.g., design of pulse-domino logic in [16] ). A verification flow following the synthesis flow requires absolute delay information. Different techniques for timing verification can be used, e.g., [2] and [17] - [20] to name a few. Use of relative timing information can be beneficial for verification as well, as shown in [19] and [20] . 
B. Abstraction of Time
Rather than calculating the exact time intervals in which each state can be visited by any valid run, it is sufficient for synthesis to know whether each state is visited by some time-consistent run and what the enabling conditions for every visited state are. In other words, only the set of reachable states in the timed domain and the values of next-state function for every signal in every reachable state are needed. This information can be represented by abstracting absolute timing out of the model. This abstraction leads to the definition of a new computational model called a lazy transition system [21] , in which timing information is only represented by making a distinction between the enabling and the firing of an event.
While absolute timing requires complex techniques to represent the space of reachable timed regions or states (e.g., difference bound matrices, polyhedra, etc.), the generation of the reachable state space for relative timing is of the same complexity as for untimed systems. Fig. 1(d) represents the lazy transition system associated to Fig. 1(c) . The dashed arc with event from state indicates that is enabled in that state, but it cannot actually fire due to its delay. Therefore, state is unreachable. This paper proposes a synthesis flow in which timing information is specified as a set of assumptions that relate the firing order of concurrently enabled events, such as event will always fire before event . Lazy transition systems are used as the computational model for synthesis.
C. Synthesis Flow
The synthesis flow proposed in this paper follows the paradigm "assume and, if useful, guarantee." Similar principles have been used in recent asynchronous designs [12] , [22] - [24] . Given an untimed computational model, e.g., a transition system, synthesis of an asynchronous circuit is performed as follows.
1) Derive a set of timing assumptions on the behavior of the system. 2) Synthesize the circuit by using a subset of useful timing assumptions.
3) Derive a set of sufficient timing constraints that guarantee the correctness of the circuit's behavior. 4) Transistor sizing and parameter selection for a set of constraints (and possibly some other design constraints). 5) If the set cannot be guaranteed, calculate a less stringent set and go to
Step 2). In Step 1), timing assumptions can be either provided by the designer or generated automatically [25] . In the first case, the assumptions typically come from the knowledge of the temporal behavior of the environment, e.g., some of the input events are slow. In the second case, realistic assumptions on the implementation of a circuit can be considered, e.g., the delay of one gate is typically shorter than the delay of two gates.
Not all the timing assumptions in may be needed to improve the quality of the circuits. During synthesis, only a subset of is used for optimization. The goal of Step 3) is to find a less restrictive set of constraints that guarantees the circuit's correctness. These constraints may not necessarily match the timing assumptions in .
Once the circuit and the set have been derived, the designer must guarantee that the required timing constraints are met. This can be achieved, if necessary, by modifying the actual delays of the components, for example, by delay padding or transistor sizing.
Finally, Step 5) is required to converge in the chicken and egg problem when the initial set of assumptions results in a circuit that cannot meet the set of constraints. This design flow is graphically represented in Fig. 2 .
The main contributions of this design flow are the following.
• Lazy transition systems are used as a computational model, thus allowing the designer to reason in terms of a partial order of events (relative timing [22] ), which is much more intuitive than defining absolute delays when the actual implementation of some components of the system is unknown.
• Timing assumptions can be either provided by the designer or automatically derived from the untimed specification to capture realistic temporal behavior of all "reasonable" implementations. • Each circuit is back-annotated with a set of relative timing constraints that guarantee a correct behavior.
• Relative timing allows novel timing optimizations, such as the speculative (early) enabling of events. It is known [2] , [12] , [14] , [21] , [25] that using timing information can significantly improve the quality of synthesized circuits. This paper provides a global formal framework to model, derive, and exploit this information. The synthesis algorithms presented in this paper have been implemented and incorporated in the tool petrify [5] .
The paper is organized as follows. Section II presents the computational models used in the paper. Section III presents an overview of the design flow, illustrated with an example. Section IV describes the timing assumptions proposed for circuit optimization in the design flow. The synthesis of circuits from lazy transition systems is discussed in Section V. Next, the strategy used for the automatic generation of timing assumptions is presented in Section VI. The derivation of sufficient timing constraints for correctness is covered in Section VII. Experimental results and conclusions are presented in Sections VIII and IX.
II. BASIC NOTIONS
This section presents basic definitions used in the paper. For brevity, the reader is assumed to be familiar with Petri nets, a formalism used to specify concurrent systems. The reader is referred to [26] for a general tutorial on Petri nets.
A. Transition Systems
A transition system (TS) is a quadruple [27] , where is a nonempty set of states, is an alphabet of events, is a transition relation, and is an initial state. The elements of are called the transitions of the TS and are often denoted by instead of . The notation and is used when only one of the states of the transition is relevant. Only finite TSs are considered in this paper, i.e., both sets and are finite.
The following two definitions are used later in the paper. Given a transition system , the set of reachable states from state is recursively defined as
Reach Reach
Henceforth, it is assumed that Reach for any TS. Given a transition system , and two subsets of states , the set of states backward reachable within from is defined as
BackReach BackReach
In other words, BackReach are the states in that have a path within to some state in .
B. State Graphs
In this paper, TSs are used to model asynchronous circuits. For logic synthesis, a binary interpretation of the states and events is required. This interpretation is captured with the notion of a state graph.
A state graph (SG) is a tuple , where is a transition system, is a set of input and output signals and is an encoding function. is the set of signals whose behavior is determined by the environment, whereas is the set of signals whose behavior is implemented by the system. Therefore, only the signals in must be synthesized. The set of events corresponds to rising and falling transitions of the signals, i.e.,
. The symbols and denote a rising and falling transition of signal , respectively. The encoding function assigns a binary vector to each state ( ). The code of state and the value of signal in are denoted by and , respectively.
The notation is used to denote a transition of signal in which the fact of rising or falling is not relevant.
An SG is consistent if
An example of an SG is depicted in Fig. 3(b) . The symbol 0 (1 ) indicates that a rising (falling) transition of the corresponding signal is enabled in that state. In general, more than one state can be assigned the same code. For simplicity and when no ambiguity is possible, states are often named by their code.
C. Signal Transition Graph
An STG is a Petri net in which transitions are labeled with the same type of events defined for SGs, i.e., rising and falling signal transitions [28] , [29] .
An STG has an associated SG in which each reachable marking corresponds to a state, and each transition between a pair of markings corresponds to an arc labeled with the same event as the transition.
Although STGs with bounded reachability space and SGs have the same descriptive power, STGs can usually express the same behavior (especially, when it is highly concurrent) more succinctly. In this paper, STGs help to illustrate timing assumptions in a more intuitive way. Fig. 3 (a) depicts an STG with three signals. For simplicity, places with only one input and one output transitions are omitted. Fig. 3(b) shows the corresponding SG with encoded states. The SG is consistent.
D. Circuit Implementation
Given a transition system in which is the set of states, the firing region of an event , denoted by FR , is the set of states . The concept of firing region can be trivially extended to SGs. Quiescent regions are defined as complements to firing regions
where " " stands for the set difference. In Fig. 3 (1)
E. Implementability Properties
The next-state function of each output signal is correctly defined when the SG has the complete state coding (CSC) property, i.e., when there is no pair of states such that and FR QR and FR QR . Note that is an incompletely specified function with a don't care (DC) set corresponding to those binary vectors without any associated state in the SG.
In the SG of Fig. 3(b) , the DC set is empty since all binary vectors have a corresponding state in the SG. As an example, since signals and are enabled in that state. The Karnaugh maps for the next-state functions of signals, , and are depicted in Fig. 3(c) .
Besides consistency and CSC, another property is required for an SG to be implementable as a speed-independent circuit: output persistency [30] . Fig. 3(b) , the pair of events ( ) is persistent in the state 100, since the firing of leads to the state 101 in which is still enabled, and vice versa.
In summary, an SG is implementable as a speed-independent circuit if the following three properties hold: consistency, complete state coding, and output persistency. In the SG of Fig. 3(b) , all the implementability properties for a speed-independent circuit hold.
F. Logic Synthesis
From the next-state functions, a speed-independent circuit can be derived by implementing the Boolean equation of each output signal as an atomic complex gate [8] , as shown in Fig. 3(d) .
In general, the Boolean equations may be too complex to be implemented as an atomic gate in a specific technology. Methods for logic decomposition and technology mapping that overcome this limitation have been proposed [31] , [32] . This paper does not address the problem of technology mapping. However, the proposed optimization methods can be easily combined with existing methods for logic decomposition that can be targeted to technology mapping into given gate libraries.
G. Monotonic Covers
The following definition is related to hazards in the behavior of asynchronous circuits.
Given two sets of states and of an SG, is a monotonic cover of if and for any transition Intuitively, once is entered, the only way to leave it is via a state in its subset ("exit border") .
In the SG of Fig. 3(b) , the set is a monotonic cover of FR . However, the set is not, since the transition violates the conditions for monotonicity.
H. Lazy Transition Systems
A lazy transition system (LzTS) is a pair ER , where is a transition system and ER is a function that defines the enabling region of each event, in such a way that FR ER for any . An event is said to be lazy if ER FR . The distinction between enabling and firing regions is the abstraction that represents the delay between the enabling of an event and its firing. ER FR is the set of states in which is enabled but cannot fire. Note that a TS can be considered as a particular case of LzTS in which ER FR for any event. The binary interpretation of an LzTS is a lazy state graph (LzSG) , where is an LzTS and and have the same interpretation as in the previous definition of SG. The concept of lazy quiescent region (LzQR) is useful for the synthesis of circuits. It is defined as follows:
Synthesis of asynchronous circuits from LzSGs is discussed in Section V.
III. MOTIVATING EXAMPLE
This section gives an intuitive picture of the optimizations based on timing assumptions. It is illustrated by an implementation of the xyz specification shown in Fig. 3(a) . This specification describes an autonomous circuit and therefore every signal in the corresponding STG is treated as output. The starting point for optimizations is given by the speed-independent implementation shown in Fig. 3(d) .
Speed-independence gives a rather conservative view on gate delays: they are finite but arbitrary. However, more precise timing relationships, considering the time required by a signal to propagate through different stages of logic, can be expressed. For example, one can assume that a signal propagates through a single gate faster than through gates ( ), where is an implementation and/or technology dependent parameter. 1 Similar assumptions were successfully exploited in [33] for area and performance optimization.
Let us assume that the delay of two gates is always longer than the delay of one gate in the circuit for the xyz example, using a given technology. Under this assumption, even though the transitions and are potentially concurrent in the STG, would always occur before in a circuit. In the STG, this timing assumption can be expressed by a special timing arc going from to [34] [denoted by a dashed line in 1 This can be formalized in terms of delay range for gates. If a delay range is (1)]. Therefore, the use of timing assumptions increases the DC space for output functions, thus giving extra room for optimization.
For the xyz example, moving the state 001 into the DC set of simplifies its function from to a buffer ( ), as shown in Fig. 4 (c) and (d). State 101 can be included into the enabling region of . The selected implementation for signal , is the same as for the untimed specification and corresponds to the ER FR . Signal in this implementation is not lazy and no timing constraints are required. An alternative implementation could have been taken with corresponding to ER FR . It might have shorter latency for but requires timing constraint before for correct operation of signal .
For more aggressive optimizations, let us consider the concurrent transitions and . They are triggered by the same event and, because of the timing assumption , no gate can fire until both outputs and are set to 1. Therefore, for all other signals of the circuit, the difference in firing times of and is negligible. This means that, for the rest of the circuit, the firings of and are simultaneous and indistinguishable, and they can replace each other in the causal relations with other events.
In the xyz example, is the only transition that is affected by or . The dashed hyper-arc from to [see . Formally, it means that for the triggering of , any nonempty subset of the set of events can be chosen. This gives a set of states in which can be enabled, ER , which is shadowed in Fig. 5 
(b).
It is important to note the following.
• Even though might be enabled in any state of ER , its firing (due to timing assumptions) can occur only after and have fired. This defines FR . This behavior is called lazy because a signal is not eager to fire immediately after its enabling, but waits until some other events have fired.
• Performance can be slightly affected, either positively or negatively, by the fact that the arrival time of the new trigger signals may be different from the ones in the specification.
• The specified ER gives an upper bound for the set of states in which a signal can be enabled. In a particular implementation, the actual enabling region can be a subset of the specified enabling region. By exploring different subsets, several implementations can be obtained and evaluated according to some given cost criteria (e.g., area and performance).
The ER of a signal implicitly results in a set of vertices in the DC space of the corresponding logic function. is less than sum of the delays of and " is satisfied, then the optimized circuit is a correct implementation of the original specification. Section VII discusses how to derive, from the untimed specification and logic implementation, a reduced set of constraints that are sufficient to guarantee its correctness.
Two potential sources of optimizations based on timing assumptions can now be applied: 1) unreachability of some states due to timing (timed unreachable states). 2) freedom in choosing enabling regions for signals due to early enabling or simultaneity of transitions (lazy behavior).
In both cases, the DC space for the logic functions increases, thus leading to simpler implementations. Unreachable states provide global don't cares (DC for all next state functions), while lazy enabling provides additional local don't cares (DC for the corresponding lazy signal only).
The idea of using the DC space coming from the timed unreachable states is due to [14] and [2] and was successfully exploited in the ATACS tool for the design of timed circuits. To our knowledge, the observation about the additional DC space coming from the lazy behavior appears for the first time in [21] and is the main theoretical contribution of this work. This concept is developed in more detail in the next section.
IV. TIMING ASSUMPTIONS
Timing assumptions could be defined in the form of a partial order in the firing of sets of events, e.g., event fires before event . However, this form is ambiguous for cyclic specifications because their transitions can be instantiated many times and different instances may have different ordering relations. More rigor can be achieved at the unfolding level [35] , i.e., when the original specification is unfolded into an equivalent acyclic description. The theory of timed unfoldings is however restricted to simple structural classes of STGs and the timing analysis algorithms are computationally expensive [36] , [17] . This work relies on a more conservative approximation of timing assumptions in LzTSs.
On the other hand, some specifications explicitly have multiple instances of the same event, e.g., and , with different causality and concurrency relations. For simplicity in the nomenclature, this paper considers that the same timing assumptions are applied to all instances of the same event. Extending the approach to different assumptions for different instances is quite straightforward. 2 Some ordering relations between events are first introduced. possible implementations according to the considered timing assumption.
A. Difference Assumptions
Given two concurrent events and , a difference assumption assumes that fires earlier than . Formally, it can be defined through the maximum separation between both events [17] , [37] . The maximum separation gives an upper bound on the difference between the firing times of and . If then always fires earlier than . In an LzTS, this assumption can be represented by the concurrency reduction of with respect to . The new LzTS is obtained from as follows.
• Let ER ER .
: ER ER . is the set of states in which and are both enabled (concurrent). The transformation removes the arcs labeled with event that start in states from or states from ER preceding . All timing assumptions can be formalized by using the notion of event separation. However, intuition on local timing behavior is enough to reason about the assumptions presented in this paper.
Let us illustrate the application of a difference assumption in the example of Fig. 6 (a) and (b). 1010 and BackReach FR 1010 . Thus, the arc 1010 1011 is removed from . After that, the set of states 1011 1001 becomes unreachable. The resulting LzSG is depicted in Fig. 6 (c) with a lazy event in which FR 1110 0110 and ER FR 1010 . Difference assumptions are the main source for the elimination of timed unreachable states [14] , [2] , but they cannot fully express the lazy behavior of signals.
B. Simultaneity Assumptions
Simultaneity among a set of events is another kind of timing assumption that has not been exploited explicitly in previous work. 3 It is relative notion which is defined on a set of events with respect to a reference event , triggered by some of the events in . From the point of view of , the skew in firing times of events in is negligible. Formally this can be defined by the following separation inequalities:
, where is a lower bound for the delay of event .
The assumptions are only applicable under the following conditions:
• has already fired but some other events in are still enabled. Let us consider the simultaneity assumption between transitions and with respect to , being an output signal, in the LzSG from Fig. 6(c) . In this case, 1100 1010 . This assumption influences the LzSG in two ways. 1) State 0100, which is entered when fires before , becomes unreachable. From (coming from the simultaneity assumption) and 0 (coming from the causality between and ), the difference assumption 0 can be inferred as well. 2) ER is extended to the state 1010 [see Fig. 6(d) ]. The second point implies that simultaneity constraints, and hence the possibility of optimization based on them, are inherently more powerful than difference constraints only (that capture only the first point).
C. Early Enabling Assumptions
The simultaneity assumptions exploit "laziness" between concurrent transitions. This idea can be generalized for ordered transitions as well. Assume that event triggers event and that the implementation of is "faster" than that of (or more formally:
). Then, the enabling of could be started simultaneously with the enabling of , and the proper ordering of before would be ensured by the timing properties of the implementation. In the LzTS this would result in the expansion of ER into ER . Formally, the early enabling of event with respect to can be applied when . The new LzTS is obtained from as follows.
• Fig. 6(d) . All of the introduced timing assumptions are shown in the STG of Fig. 6(e) , where the dashed arc ( ) corresponds to the difference constraint , the hyper-arc ( ) corresponds to the simultaneity of with respect to , and the triggering of by and (instead of ) shows the early enabling of (the timing arc ( ) is needed to keep the information about the original ordering between and ). The transformation for early enabling has been defined only in the case of one backward step, i.e., the implementation of one signal that triggers is faster than that of , and hence can be enabled at the same time as and still fire after purely due to timing. This definition can be generalized for multiple backward steps, i.e., the total delay of the implementations of two signals and such that triggers and triggers is faster than the implementation of , that can thus be enabled together with and still fire after . Of course assumptions going beyond one step are often much less realistic and harder to satisfy.
The above three types of timing assumptions are the cornerstone for timing optimization. Note that difference constraints are mainly used for removal of the timed unreachable states, while simultaneity and early enabling open a new way for simplifying logic by choosing a particularly useful lazy behavior of the signals.
V. SYNTHESIS WITH RELATIVE TIMING
This section presents the theory for the synthesis of hazard-free asynchronous circuits with relative timing assumptions. Lazy transition systems are used as the specification model that incorporates timing.
A. Implementability Properties
The next-state function defined for each output signal for the implementation of an LzSG as a circuit is as follows:
Note that this definition generally gives more don't cares than the (1) for SGs due to two reasons.
• More states are unreachable, since timing assumptions can reduce concurrency.
• States in ER FR do not belong to either FR, or LzQR , and hence are included into the DC-set. For an LzSG to be implementable as a hazard-free circuit, the properties of CSC and output persistency must be extended.
The CSC property holds in an LzSG when is well defined, that is if (but not only if) there exists no pair of states such that and ER LzQR and ER LzQR . The condition can be relaxed because CSC conflicts that involve states from ER FR could be eliminated by treating ER FR as a DC-set for . However, in order to simplify things, we treat CSC conflicts only in the framework of the above sufficient condition.
The notion of output persistency (see Section II) can also be extended to LzTSs. If an LzTS is output persistent, then all signals are hazard-free both for the pure and inertial bounded gate delay models [38] when the bounds satisfy the timing assumptions implied by the LzTS.
Definition 4: (Persistency) Given an LzTS ER with , an event is persistent if is persistent in and ER is a monotonic cover of FR . Intuitively, persistency in LzTS indicates that once ER has been entered, it can only be exited by firing . Moreover, persistency in indicates that no transition can switch an event from fireable (in FR ) to only enabled (in ER FR ). Thus, an LzSG is implementable as a hazard-free circuit with pure and bounded delays of its gates if the following properties, extended to LzSGs, hold: consistency, complete state coding, and output persistency. These conditions are an extension to circuits with inputs and relative timing of the semimodularity conditions used by Muller to guarantee hazard-freedom for autonomous circuits with unbounded delays [8] , [39] , [40] .
B. Synthesis Flow With Relative Timing
The flow for logic synthesis with relative timing assumptions is the following. 1) Define a set of timing assumptions on a TS and derive a specification LzTS ER according to the defined assumptions.
These assumptions must be provided by the designer or generated automatically (e.g., for inserted state signals, as described below). They allow the transformation of the TS in Fig. 3(b) to the LzTS in Fig. 5(b) . This paper proposes three types of timing assumptions. They are described in Section IV.
2) The second step of synthesis is state encoding, that is inserting state signals for resolving CSC conflicts and thus making an LzSG implementable. State encoding in our logic synthesis framework is automatically solved using an extension of the method presented in [41] .
• Only those encoding conflicts reachable in the timed domain are considered in the cost function (no effort is invested in solving unreachable conflicts).
• Timing assumptions can be generated for inserted state signals using the rules from Section VI, implying that the events of state signals can also be lazy.
It is important to notice that the automatic generation of timing assumptions is crucial to optimize the behavior of the circuit when signals not observable in the specification, e.g., signals for state encoding, are considered. 3) Derive another implementation LzTS ER in which the implementability conditions hold and ER ER for any event . is the LzTS that defines the upper bounds on the ERs of the events, i.e., how early each event can be enabled without firing.
defines a particular implementation in which the enabling of each event cannot be earlier than the one defined by . The method for defining from is done through logic minimization and is explained in detail in Section V-C. 4) Derive a circuit implementation for the corresponding LzSG according to the logic functions defined by (2). 5) Back-annotate timing constraints sufficient to the correctness of the implementation.
Steps 3) and 4) are discussed in Section V. Steps 1) and 5) are presented in Sections VI and 7, respectively.
Step 2) is not discussed in more detail, since the basic theory is similar to that for speed-independent circuit synthesis presented in [41] . In the example of Fig. 5(b) , the only lazy event is . For signal , the following regions are defined:
For the circuit in Fig. 5(e) , the corresponding fulfills the properties for implementability and has the following regions for signal : ER LzQR ER LzQR
C. Synthesis Algorithm
The method presented in the previous sections has been implemented in the tool petrify that can synthesize asynchronous circuits from STG specifications.
The timing assumptions on the behavior of the circuit and the environment can be specified by the designer or generated automatically (see Section VI). Two types of assumptions are accepted.
• , indicating that event will occur before event . In case both events are concurrent, it corresponds to a different assumption. In case triggers , it corresponds to the early enabling of with respect to .
• , indicating that the firing of and can be considered simultaneous with regard to (simultaneity assumption). In the example of Fig. 5 , the following assumptions have been specified for optimization:
and wrt The algorithm for the synthesis of each output signal is shown in Fig. 7 , in which the definition of has been extended to sets of states and boolean vectors as follows:
The algorithm takes an LzTS, , as input and generates another LzTS,
, and a logic function for each output signal, according to the design flow described in Section V-B. In case each function is implemented as a complex gate, the circuit is guaranteed to be hazard-free under the given timing assumptions.
This heuristic algorithm calculates ER iteratively until a monotonic cover is found. Initially, ON and OFF are defined in such a way that the states in ER FR and ER FR are not covered, i.e., their binary codes are in the DC set. Boolean minimization is invoked by defining the ON-and the OFF-set, and a completely specified function is obtained. Next, monotonicity of is checked. is the set of states in ER covered by that lead to another state in ER not covered by . These states are removed from ER for the next iteration. The loop converges monotonically to a valid solution bounded by the case ER FR . A similar procedure is performed on the complement of for ER . Thus, the DC set is reduced at each iteration of the algorithm to enforce the monotonicity of the cover. This reduction is illustrated in Fig. 8 .
In practice, most covers are monotonic after the first Boolean minimization and no iteration is required. Only in some rare cases, more than two iterations are executed.
Petrify includes a Boolean minimizer that delivers several covers with similar cost. One is selected among them by using a prioritized cost function that takes into account monotonicity, literal count, and concurrency. Those covers that include a larger number of states from ER are considered to be more concurrent and hence potentially exhibit better global performance.
The algorithm in Fig. 7 generates a netlist of complex gates based on the functions obtained by the minimization procedure. This algorithm can be easily extended to the synthesis of asynchronous circuits with C elements and Set/Reset functions, and , corresponding to the enabling of and , respectively. The monotonicity conditions for and have also been studied in [42] and [43] .
VI. AUTOMATIC GENERATION OF RELATIVE TIMING ASSUMPTIONS
The timing assumptions described in the previous section can be provided by the designer based on the knowledge the she or he may have of the circuit and its environment. However, many assumptions can be derived automatically by considering some simple delay model, e.g., a unit gate delay model, that may approached to the reality by allowing delay padding or transistor sizing on the synthesized circuit. Here are two typical assumptions that illustrate what can be assumed by the synthesis tool and what must be provided by the designer.
• Synthesis assumption: when two internal signals are enabled simultaneously, one of them can fire before the other. This assumption can be ensured after synthesis by padding some delay to the signal that has been assumed to be slower. • User-defined assumption: when two inputs are enabled, one will fire before the other. This assumption requires some knowledge about the environment. No assumption can be made a priori about the firing order of the events without that knowledge. The tool petrify enables the designer to provide timing assumptions. These assumptions are checked to be consistently defined according to the behavior of the system, e.g., no difference constraints can be specified between a pair of events that are not concurrent. Moreover, the tool is also capable of generating synthesis assumptions based on a simple delay model. This automatic generation leverages the task of the designer in providing timing information and allows the tool to make assumptions on signals inserted during synthesis and not observable in the specification (e.g., state encoding signals). These assumptions are checked not to contradict any of the user-defined assumptions.
This section presents a method for automatic generation of relative timing assumptions. First, ordering relations between events are defined. Then, the intuition behind this method is explained using a simple delay model for input and noninput events and rules for deriving timing assumptions are given.
A. Ordering Relations

Let
ER be a lazy transition system. Definition 5: (Enabled Before) Let be two concurrent events. can be enabled before 4 It is helpful to model the situation in which an event is much slower than another set of events and is never enabled before any of the events in (see Section VI-C.3). This situation occurs in systems in which the input events (environment) are much slower than the output events. The expected behavior is, thus, that the input event fires after all the output events. The definition itself, however, is concerned with the opposite case, in which an event can be enabled before a set of events , and hence it describes the conditions when timing optimization cannot be applied. [7]). If we know that is never enabled before entering ER , then we know that all events in will fire before . This even considers the possibility that the events in have causality relations among them. Fig. 9 (b) depicts the transition system derived from the Petri net of Fig. 9(a) . Events and are not concurrent, since ER and ER are disjoint. Events and are concurrent. Moreover, can be enabled before since there is a transition such that ER ER and ER ER . However, cannot be enabled before . Events and are also concurrent and they can be enabled before each other (see transitions and ). Events and are also concurrent but none can be enabled before each other, i.e., they are always enabled simultaneously.
Let us now analyze the enabling relation of event with some sets of events. Event cannot be enabled before but can be enabled before since there is a transition such that ER ER , ER ER and . On the other hand, cannot be enabled before .
B. Delay Model
This section presents a very simple delay model for events of a TS that gives an intuitive motivation for the automatic generation of timing assumptions. A simple delay model is needed, similar to the literal count in combinational logic synthesis that can be computed before deriving a logic implementation and that allows us to bootstrap the timing optimization process. The model, although simple, generates reasonable timing assumptions that can be satisfied by gate selection or transistor sizing. This fact will be shown by comparison with manual designs in Section VIII. This delay model can be changed depending on the design requirements.
The delay of an event is defined as the difference between its enabling time and its firing time. Three types of events are considered 5 :
Noninput events: their delay is in the interval 1 1 ; Fast input events: their delay is in the interval 1 ; Slow input events: their delay is in the interval . In this context, denotes the maximum allowed delay variation of each event with regard to a unit delay. The synthesis approach also assumes that:
• the delay of a gate implementing a noninput event can be increased to be larger than that of another gate by delay padding or transistor sizing; • the delay of two gates can always be made longer than the delay of one gate. Hence, this imposes the constraint that 1 3; • the circuit will never take longer than time units (minimum delay of a slow input event) in becoming stable from any state of the system assuming a quiescent environment (no input events firing). The previous assumptions on the timing behavior of the circuit can be translated into assumptions on the firing order of the events.
C. Rules for Deriving Timing Assumptions
Rules for deriving timing assumptions are presented in the following format.
Ordering relations: ordering relations that must be satisfied in an LzTS for a rule to be applied. Timing assumption: a timing assumption that can be generated automatically.
Justifying delay assumptions: informal justification of a rule based on the above delay model. Ordering relations: .
1) Assumptions Between
Simultaneity timing assumption:
and are simultaneous with respect to .
Justifying delay assumptions: the difference in delay of two gates can be made shorter than the delay of one gate. IV) Early enabling for ordered events.
Ordering relations: . Early enabling timing assumption: fires before (but can be enabled concurrently with ).
Justifying delay assumptions: the delay of the gate implementing can be made shorter than the delay of the gate implementing . Let us illustrate the previous cases with the example of Fig. 9 . Let us assume that all events are noninput. Timing assumptions of Type I can be derived for the pairs of events , and , where the first element of the pair is assumed to fire before the second.
Timing assumptions of Type II can be applied to the pairs and . Note that in both cases, the enabling conditions are symmetric, i.e., both events are always enabled simultaneously. However, only one firing order can be chosen by assuming that one of the events can be delayed by increasing the delay of its corresponding gate. This choice can be done heuristically by considering different implementation factors. For example, the choice of one specific firing order may make some states with encoding conflicts unreachable. Another possible heuristic would be to estimate the complexity of the logic for each event. If the gate corresponding to one event is more complex than the other, it can be assumed that the former will be slower than the latter (thus avoiding delay padding to meet the timing assumption).
Timing assumptions of Type III can be applied to the events triggered by the pairs and . Let us analyze the pair that triggers the events , , and . The timing assumption informally means that the difference between the firing times of and is indistinguishable from the point of view of , and . This opens new possibilities for optimization by using the simultaneity constraints mentioned in Section IV.
Timing assumptions of Type IV can be applied, e.g., to the event triggered by the event . For this assumption, the enabling region for includes the states in addition to the states already in the firing region.
2) Assumptions
Between Noninput and Input Events: Assume that are a noninput and an input event, respectively, and that they are concurrent.
V ) Input not enabled before noninput event.
Ordering relations: . Difference timing assumption: fires before . Justifying delay assumptions: the delay of environment is longer than the delay of one gate. This assumption is similar to Types I and II for the case in which is an input event. The delay assumption used in this case states that the response time of the environment (both slow and fast) will always be longer than the delay of one gate.
3) Assumptions Between Noninput Events and Slow Input Events:
Assume that is a slow input event, is a set of noninput events and is pairwise concurrent with all the events in .
VI ) Slow input not enabled before noninput events.
Ordering relations:
. Difference timing assumptions: fires before . Justifying delay assumptions: the delay of the slow input event is longer than (the delay required by the circuit to stabilize under a quiescent environment). To illustrate the meaning of this timing assumption, the example of Fig. 9 is considered, where is an input event and is a slow input event. The rest of the events are noninput. After firing the events , and a state in which , and are enabled is reached ( ). At this point it can be assumed that and will fire before (two gate delays versus slow environment). However, no assumptions can be made about the firing order between and since is preceded by an input event ( ) for which no upper bound on the delay can be assumed. If had been a noninput event, would be assumed to fire after and also.
VII. BACK-ANNOTATION OF TIMING CONSTRAINTS
Logic synthesis with relative timing assumptions is able to derive a hazard-free circuit that is correct in the timed domain, i.e., in that subset of states of the untimed domain that is reachable by applying the timing assumptions. After the logic synthesis step the assumptions contributing to the synthesis results are propagated to the back-end (e.g., sizing) tools as a set of constraints to be satisfied. After back-end design is completed the validity of the timing constraints must be verified or validated to ensure the correct function of the circuit.
Some of the timing assumptions provided by the user or automatically generated do not contribute to restricting the set of reachable states or the set of transitions and hence are redundant. Moreover, the circuit netlist derived by logic synthesis may be correct for a set of states larger than the one defined by the timed domain, i.e., one which can be obtained by a set of less stringent timing assumptions. In other words, some of the timing assumptions are redundant for a particular logic synthesis solution, while some other can be relaxed. This section attempts to answer the following question:
Can we derive a minimal set of timing assumptions sufficient for a circuit to be correct?
This set of timing assumptions back-annotated for a given logic synthesis solution is called timing constraints. Timing assumptions (both manual and automatic) are part of the specification and provide additional freedom for logic synthesis, while timing constraints are a part of the implementation, since they constitute sufficient requirements to be met for a particular netlist solution to be valid.
A. Example 1
Let us analyze the example in Fig. 10 . The shadowed states in the SG of Fig. 10(a) correspond to the timed domain determined by the timing assumptions and Under these assumptions, logic synthesis can be performed by considering the states 110 and 001 unreachable.
The circuits of Figs. 4(d) and 10(b) have a correct behavior under the stated assumptions. Looking at the circuit of Fig. 4(d) the following can be observed.
• The gates and are correct implementations for the whole untimed domain.
• The gate is a correct implementation for all the states except for 001. In this state, is enabled according to the next state function of the implementation, but it is not enabled according to the specification. Thus, even though the circuit has been obtained using the DC set implied by both assumptions, only one relative timing constraint must be ensured for the circuit to be correct, because only part of the enlarged DC set has been used in a way that is inconsistent with the original specification. In general, each gate of the circuit is correct for a subset of the untimed domain which is also a superset of the timed domain. The circuit is correct for those states in which all gates are correct.
B. Example 2
Let us now take the implementation of Fig. 10(b) and analyze the gate , while ignoring the other gates for now. With regard to the untimed domain, the next-state function for disagrees with the gate in three states: 001, 110, and 101. But the consequences are different in each state. In 110, should remain stable at 1. However, the gate makes the transition enabled in state 110. To preserve circuit correctness two options are possible.
1) The state 110 could be made unreachable by concurrency reduction. This in turn could be achieved in two ways:
• by concurrency reduction in the untimed domain, based on changing logic (i.e., trigger) dependencies between signals as described in [44] , [45] ; • by concurrency reduction in the timed domain, based on relative timing constraints that would preserve concurrency for enabling, but restrict concurrency for firing of signal transitions. 2) The state 110 could remain reachable, while would be enabled but not fireable, since another enabled transition fires before . More formally: 110 ER FR . Similar considerations can be made for state 001.
State 101 illustrates a different case. According to the original specification SG, is enabled in 101. In the implementation, however, signal is stable in 101. This corresponds to a concurrency reduction for signal in the untimed domain, and this is generally considered to be a valid implementation of the original specification. Concurrency is reduced because state 101 becomes a don't care vector for signal when 001 is assumed to be unreachable (see Section IV). In summary, for the correctness of the gate , it is sufficient that the states 110 and 001 are unreachable. However, the gate ensures that state 001 is unreachable. Hence only 110 must be made unreachable by timing constraints or by further concurrency reduction at the logic level. A similar analysis can be done for the gates and . The sufficient requirements for the correctness of all three gates are summarized in Table I . Interestingly, it can be concluded that the circuit is correct under any timing assumption, i.e., it is speed-independent, since all states required to be unreachable are forced to be unreachable by the concurrency reduction due to the chosen gate implementation. In particular, state 001 needs to be unreachable for gate to be a correct implementation of signal and it is made unreachable by implementing signal with a gate
C. Example 3
Let us consider the same example under the assumption " and are simultaneous with respect to ." Under this assumption, state 001 is unreachable. In addition, states 101 and 110 become don't cares for signal , since both belong to ER according to the semantics of the simultaneity assumption.
Only one timing constraint, , is sufficient for the circuit in Fig. 5(d) to be correct. Gate is not enabled in 101, hence concurrency is reduced in this state with respect to the original specification and state 001 becomes unreachable under any gate delay. On the contrary, state 110 corresponds to the expansion of ER . This enabling is lazy since 110 ER FR .
D. Correctness Conditions
The synthesis flow presented in this paper starts with an untimed specification . After logic synthesis with timing assumptions, a gate implementation is obtained.
Let us consider the circuit operation, ignoring timing assumptions. The untimed behavior of the gate implementation from a given initial state can be represented by a transition system . is obtained from by substituting with the new transition relation , that coincides with for the input events and models the behavior of the gates for the output events. Finally, and are calculated by only considering the reachability set from . 6 In the remainder of this section the following assumptions are used entirely for the sake of simplicity of exposition. They are not the constraints of the theory or the implementation.
• The set of signals of and are assumed to be the same and the states are assumed to be uniquely identified by their encoding.
• The set of states reachable by circuit in the untimed domain can be much bigger than the original set due to the possibility of reaching incorrect corners of behavior. It is sufficient to calculate only a border of incorrect behaviors instead of the entire .
• The original transition system is not required to be untimed. It can include some timing assumptions (e.g., user-defined timing assumptions regarding the behavior of the environment). This helps to reduce the state space of the original specification for large circuits. Since is an untimed behavior, may contain transitions not present in , e.g., those transitions reachable when the timing assumptions used for synthesis are not considered for calculating the reachability space. On the other hand, some transitions in may not belong to due to the concurrency reduction imposed by the implementation.
The problem to be solved is to find a set of timing constraints such that, after being applied to , a new lazy (timed) transition system ER is obtained in such a way that and the gate netlist derived for is still a valid implementation for . 7 Here, valid implementation should satisfy three conditions. 1) The sequences of signal transitions produced by the circuit, when operated within an originally specified environment and timing constraints, are a subset of the sequences allowed by the STG (no new transitions is allowed to hazards is output nonpersistent in but not in Fig. 11 . Formulation of the back-annotation problem. {C ; C } is a set of timing constraints sufficient for the correctness of the circuit.
Finally, we define valid new tr to deadlock to hazards
E. Problem Formulation
The problem to be solved consists of finding a set of timing constraints, not more stringent than the ones used for synthesis, such that the set of transitions obtained after applying the constraints is a subset of valid . A trivial solution to this problem is to take the complete set of timing assumptions used for logic synthesis. Our goal, however, is to find a less stringent set of constraints sufficient to make the circuit correct. In general, we should look for such a set of constraints that "makes most sense" or that is easiest to satisfy. But the solution of this optimization problem, unfortunately characterized by a very fuzzy cost function, is left to future work.
Instead, a state-based cost function is used to guide heuristics aiming at finding the set of timing constraints. The cost function is based on the following observation: large state spaces generally require simple constraints.
A corner case of the back-annotation problem would be the situation in which a speed-independent circuit is derived after synthesis with timing assumptions. In that case, the solution to the problem would be an empty set of timing constraints (see Example 2 in this section). Fig. 11 illustrates the back-annotation problem. The arrows denote the invalid transitions of the circuit. The "timed domain" represents that state space of the circuit under all timing assumptions.
represents the state space in which the circuit behaves correctly. Similarly for the transitions not exiting . The constraints and are less stringent than the timed domain defined by all timing assumptions and are enough to guarantee the correctness of the circuit. Note that the states in are those eliminated by concurrency reduction. Also note that constraint 1 cuts one of the transitions from the timing domain to the region of incorrect behavior, which otherwise might occur due to early enabling.
F. Finding a Set of Timing Constraints
Relative timing constraints are defined in terms of firing order of events. Constraining the firing order between a pair of events only makes sense when they are concurrently enabled. Thus, each timing constraint can be denoted by an ordered pair of Currently, petrify uses a greedy approach to solve the covering problem. It merely consists of choosing the constraint that removes the maximum number transitions not in and that have not been removed by previous constraints. This process is repeated until all reachable transitions become valid.
G. Example 4
Fig . 12 shows an example with a simplified version of the back-annotation problem, given that the removed objects are states instead of transitions. Assume that the set of states is reachable by the untimed implementation of the circuit and that the set of states is the one reachable after considering the delays of the circuit. However, incorrect behavior is only manifested in the states and . Table II contains the set of states that become unreachable by reducing the concurrency between each pair of concurrent events. 9 For example, by imposing the order , the states and become unreachable. The problem to be solved is the following: find a small set of ordering constraints between pairs of events such that the new set of reachable states does not intersect the set of incorrect states . Moreover, we want to maximize the set of reachable states, i.e., to find a set of timing constraints that makes a small number of correct states unreachable and keeps the TS strongly connected. Larger sets of reachable states heuristically result in less stringent sets of constraints, thus simplifying the validation or verification of the circuit. Moreover, they often imply more concurrency and hence heuristically result in better global performance.
The problem can be posed as a covering problem. The cells of Table II in bold correspond to those constraints that do not remove any state from the timed domain. The covering problem can be formulated as follows:
The constraint is the simplest one removing the state . Any other one (e.g.,
) is more stringent. The constraints and are the ones that can remove the state . The minimum-cost solution is and 9 For simplicity, unreachable states are reported in the table for this example.
In general, the analysis must be performed by calculating the removed disabled arcs. In this particular case, the resulting analysis is the same.
VIII. EXPERIMENTAL RESULTS
The techniques for automatic derivation of relative timing assumptions and synthesis of asynchronous circuits using lazy transition systems have been implemented in the tool petrify and applied to control circuits from RAPPID [12] and a set of other benchmarks. First, results for a standard set of academic benchmarks using conservative (unfavorable for RT) performance estimates are shown. Then a detailed analysis of a FIFO example is presented for estimating the real advantages in performance offered by RT, with automatic timing assumptions versus a speed-independent solution with concurrency reduction. Finally, a comparison of RT solutions derived automatically versus manual solutions is presented.
A. Academic Examples
The results for a well-known set of academic benchmarks are presented in Table III.Table III The experiments have been performed as follows.
• Columns labeled with report results for speed-independent circuits derived by inserting state signals with the aim of minimizing area.
• Columns labeled with are derived similarly, but with the aim of minimizing delay. Petrify tries to increase the concurrency of the newly inserted signals until they are outside the critical path of the specification. In case the original specification has no encoding conflicts (Table III(b)) , there is no difference between and .
• Columns labeled with TI report results for RT circuits.
Relative timing assumptions are derived automatically by considering the environment to be slow. State signals are inserted aiming at delay minimization. For each experiment, area is estimated as the number of literals of the set and reset networks of generalized C-elements. Delay (response time) is estimated as the average number of noninput events in the critical path between the firing of two input events. Given that the estimated response time of the specification does not change when no new signals are inserted, it is not reported in Table III(b) .
Relative timing assumptions have a crucial impact on solving state encoding, since petrify inserts new signals only to disambiguate conflicts in the timed domain. Reducing the number of signals also contributes to improving the area and the performance of the circuit.
Comparing the columns and TI, a reduction of about 40% in area can be observed. The reduction in response time is less than 5% if all events have a delay of one time unit. However, the performance improvement is much more significant if it is evaluated with actual delays, given that the logic of the timed implementation is much simpler. This analysis is reported in Section VIII-B. The improvement obtained for specifications with complete state coding is about 17% in area. This reduction also contributes to improving the performance of the circuits. All the obtained circuits and the corresponding timing constraints were validated by simulation. Only in some cases, transistor sizing or delay padding was required to meet some stringent constraints.
B. Example: A FIFO Controller
This section describes the development of a first-in/first-out (FIFO) cell [specified in Fig. 13(a) and (b) ], a simplified abstraction of a part of the RAPPID design. The goal of the specification is to keep the left and right handshakes as decoupled as possible. The modules at the left and right sides of the controller have a similar speed to the controller itself. In fact, these events are generated by twin modules connected at each side. For this reason, it is not wise to assume that the input events are slow.
Four FIFOs were simulated by using different implementations. The cycle time of the cell was measured. The results, normalized to the delay of an inverter with fan-out of four in a given technology, are shown in Table IV .
The first relative timing FIFO (first row) is an RT circuit derived by petrify using only automatic timing assumptions. It is depicted in Fig. 13(d) . A proper transistor sizing is required for correct operation of the circuit. No user-defined assumptions on the environment are used. The timing analysis explained in Section VI has been applied to the specification, and state encoding has been automatically solved as described in Section V-B. With this strategy, only one additional state signal, , was required as shown in Fig. 13(c) . 10 There are some interesting aspects of this implementation.
• The state signal is concurrent with other activities in the circuit. This is a result of the state encoding strategy of petrify that attempts to increase the concurrency of new state signals until they disappear from the critical paths.
• The response time of the circuit with regard to the environment is only one event (two inverters), i.e., as soon as an output event is enabled, it fires without requiring the firing of any other internal event.
• Given that is never triggering any output signal, the gates of and can be designed by having input near Vss, thus improving their performance. Finally, the implementation of Fig. 13(d) requires some timing constraints to be correct. Application of the method proposed in Section VII derives five timing constraints between pairs of concurrent events that are sufficient for the circuit to be correct. They are graphically represented in Fig. 13(e) .
The constraints and are not independent. Since the implementation of is , it is always guaranteed that one of them will hold, whereas the other must be ensured. Since and are enabled simultaneously, these constraints will always hold if the delay of two gates is longer the first event to fire, whereas the token produced by the latest event is implicitly consumed. An equivalent Petri net is a bit more cumbersome and is omitted for simplicity. than the delay of one gate. The most stringent remaining constraint is . In the worst case, both and will be enabled simultaneously by . In this case, the delay of is required to be shorter than the delay of (from the environment). Since we assume that the environment is an identical circuit, it corresponds to requiring that the delay of to be shorter than that of , that is easy to satisfy. In case of a very fast environment, this constraint can still be satisfied by transistor sizing or delay padding for gate .
The second FIFO (second row) is a speed-independent circuit derived by petrify with automatic concurrency reduction [45] , and without constraining the concurrency of the input and output signals of the cell in order to preserve the performance as much as possible. The result is shown in Fig. 14 , where CSC was obtained through state variable insertion and concurrency reduction. In comparison with the RT circuit, notice the gC elements with two p-transistors in series and the ordering between ro+ and lo+. Because of concurrency reduction only one state signal is required, like in the case of the automatic RT solution. However, the state signal is on the critical cycle and the implementations of and contain additional p-transistors, which make performance of the speed-independent circuit approximately 18% worse than the RT one. Note that, without concurrency reduction, three state signals would be required to solve all state encoding conflicts and a much larger and slower circuit would result. The third and the fourth rows of Table IV report results for relative timing and speed-independent circuits, further optimized for performance by applying De Morgan's laws. It can be observed again that the optimized RT circuit is approximately 25% faster than the optimized speed-independent design.
C. RAPPID Control Circuits
This section compares manually optimized RT control circuits used for RAPPID [22] , [12] with those automatically derived by petrify. For each example, Table V reports: manual (obtained by applying relative timing manually), automatic (obtained automatically by petrify and applying relative timing), and speed-independent (obtained automatically by petrify without concurrency reduction).
Results in the table show that automatic solutions are quite comparable with manually optimized RT designs. The improvement in response time by applying relative timing is about a factor of 2, substantially better than for the examples of Table III . This is because the designers of these circuits had a stronger interaction with the tool and provided aggressive timing assumptions on the environment that could not be derived automatically. Moreover, the optimization goal for these circuits was performance, and hence we claim that the automated implementation was not worse than the manual design in any case.
D. Impact of Early Enabling Assumptions
The same experiments presented in Table III have been run by not using early enabling assumptions. The overall results in circuit complexity (total number of literals) are the following:
• specifications without CSC (Table III( (Table III( b) ): 248 literals. Thus, early enabling assumptions still contribute to improve the quality of the circuits in about 10% for those specifications with CSC. This improvement also affects the speed of the circuit.
For those specifications without CSC, the impact is very modest. This is mainly due to the fact that petrify does a good job in inserting new state signals by trying to increase their concurrency. This gives less margin to take advantage of the potential concurrency of early enabling assumptions. 
E. Impact of Simultaneity Assumptions
The same experiments have also been run by not using simultaneity assumptions. The results have shown that the impact of these assumptions is negligible for the benchmarks in Table III . This is mainly due to the fact that most benchmarks in the table are of reactive nature, where inputs mostly trigger outputs, and outputs mostly trigger inputs. Hence direct causal relations between outputs (a necessary condition for applying simultaneity assumptions) are infrequent. In other words the considered control circuits are quite shallow, and this constrains the applicability of optimization based on simultaneity. Nevertheless, we do believe that the notion of simultaneity is important for optimization, as shown by the example in Fig. 5 . A similar situation occurs with other benchmarks, such as hazard, when simultaneity assumptions are applied to input events. 11 It allows the designer to change the dependencies between causally unrelated events. This is a way to formally justify delay matching, a technique that is often used for design of asynchronous data paths, as shown in Fig. 15 . The same result of optimization can be obtained formally by applying simultaneity assumption to all data bits with respect to the completion detector signal. Although design of data paths is not the main topic of this paper, such capability indicates potential power of the simultaneity assumption for larger control circuits and especially control circuits with symmetries.
IX. CONCLUSION
Lazy transition systems have been proposed as a computational model for timed circuit synthesis, where the notions of enabling and firing are distinguished for a signal switching event. In this design flow, necessary synthesis conditions, a synthesis algorithm, and a method to derive a sufficient set of timing constraints for correctness have also been proposed.
The main results of this work can be summarized as follows.
• Two types of relative timing assumptions, difference (onesided) and simultaneity (two-sided), are used.
• Timing information is defined in terms of relations among events rather than absolute delays of individual events. In this way, reasoning about the observable behavior of the system is much more efficient.
• The don't care space used for optimization is determined either by unreachability, i.e., reduction of the state space, or by laziness, i.e., expansion of the enabling region.
• The method allows the timing assumptions to be either provided by the designer or derived automatically by synthesis or analysis tools. The second feature is especially interesting for its applicability to those events that are not observable in the original specification, e.g., events of internal signals used for state encoding or logic decomposition.
• Satisfaction and verification of timing constraints (i.e., timing assumptions actually used by optimization) is left to the designer's responsibility. Some existing tools can assist in solving such task [46] , [20] . This approach helps bridging two critical gaps in the synthesis of control circuits. The first gap is between the two main approaches for automated asynchronous controller synthesis, those based on fundamental mode (global timing constraints) and those based on IO mode. It also allows asynchronous circuits to exploit available timing information, rather than always making worst case assumptions about the relative delays of gates (e.g., assuming that one gate may be slower than a sequence of three gates may be excessive in several technologies). Moreover, the exploitation of the idea of early enabling allows the synthesis process to maximize performance by increasing the effective amount of concurrency in the system.
